Abstract. This paper describes the architecture of a small, seven and a half (7.5) inch diameter, ftee-flyer satellite called the Mini-AEiRCam for Autonomous Extravehicular Robotic CAh4era. NASA-JSC developed Mini-AERCam as a technology demonstrator for an astronaut assistant. This design allows inspections of the exteriors of the Space Shuttle or International Space Station, thereby reducing the number of Extra Vehicular Activities (EVA) and reducing crew workload.
INTRODUCTION
MiniAERCam's predecessor, "Sprint", was flight tested on Space Shuttle flight STS-87 in 1997. As will be seen later, Sprint was a much larger and less aggressive design. By contrast, the constraints imposed by the MiniAERCam system requirements dwarf the challenge of it's predecessor. Sprint measures thirteen (13) inches in diameter and performs simplified, integer flight control laws. The technology available in 2000 would have allowed a smaller Sprint to be easily developed. It is an irony that as technology improves, system requirements increase just enough to offset the gain in technology, and so, the requirements growth for the second generation of the Astronaut assistant fiee-flyer far exceed those of Sprint. Not only was the size reduced to a seven and a half inch sphere, but Sprint's simplified integer control laws were replaced with sophisticated, floating point control laws, digital Global Positioning System (GPS) filtering was added, Sprint's two analog cameras were replaced with three digital cameras, video compression was added, and Sprint's propulsion system was replaced with a harmonized propulsion system. Position hold was also added to the processor's load.
All the above technologies rely, to varying degrees, on the power of the new processor. Figure 1 shows the exterior and cutaway views of the MiniAEiRCam. The exterior view shows the GPS antenna at the top of the sphere. A little behind it, and out of sight on the exterior view but visible on the cut-away, is the antenna of the communication system. Farther down, below the GPS antenna, is an array of white LEDs which provide illumination.
DESIGN DESCRIPTION
Four thruster clusters girdle the satellite. Each of the clusters contains either 2 or 4 thrusters. Three of these clusters are shown in the exterior view. The thruster cluster shown in the center of the exterior view is designated as the forward cluster. The one on the left is the starboard thruster cluster. The one on the right is the port thruster cluster. The aft thruster cluster is hidden in the exterior view.
The forward thruster cluster holds two cameras, a VGA resolution and a high resolution camera, and two forward facing thrusters which provide longitudinal thrust. The starboard thruster cluster holds 4 tangentially mounted thrusters, that provide rotational thrust couples around the ' U.S. Government work not protected by U.S. copyright The port thruster cluster holds the 4 tangential mates to the starboard thruster cluster and a second VGA resolution camera. The af3 thruster cluster holds 2 aft facing thrusters, a recharge port, and a refuel port.
The cut-away view shows the upper GPS antenna on the top of the sphere and the communications antenna just aft of it. The MEMS gyro resides below the top GPS, and the wireless Ethernet communication system resides below the MEMS.
The 3000 psi Xenon fuel tank and regulator is located in the center and is surrounded by the 7 Li-ion battery cells that provide the 4 hour mission time. The GPS system, shown below the fuel tank, is mounted as a daughter card on the Avionics Processor board. The Avionics Processor board provides the computation resources (see Table 2 ), secondary power generation and distribution, thruster drivers, and the hub for all data communications. The Video Compression board resides below the Avionics Processor. It controls the cameras, multiplexes and packetizes the video streams, provides hardware wavelet compression for the VGA resolution camera, and it's DSP compresses the high resolution camera data. The lower GPS antenna resides at the bottom of the sphere.
DESIGN CONSTRAINTS
Although the requirements for the Mini-AERCam have grown, the physics of space flight and the volume of the seven and a half inch sphere dictate that the power, mass, and of course volume can not grow. In fact, it is preferable to reduce power and mass.
There are several additional major design constraints that drive the internal configuration and packaging of the MiniAERCam vehicle. The physical constraints listed in Table 1 along with the thermal characteristics of the vehicle shell and associated internal plates [l] drive the placement and configuration of the avionics. It should be noted that the ability of the vehicle to dissipate waste heat is constrained by the requirement to eliminate any sharp protrusions, which might cause damage in the event of a collision with another vehicle or structure. This requirement effectively eliminates the use of thermal radiators for dissipating waste heat. This leaves thermal radiation and the thermal mass of the vehicle as the only ways to manage the waste heat. These methods are effective for a limited time. Consequently, the battery capacity, fuel load, and thermal mass are all designed to meet a four (4) hour mission.
Within the four hours sufficient fuel and battery capacity exists and the vehicle will remain within its thermal limits. Operation beyond the four hour limit carries the obvious risk.
PERFORMANCE REQUIREMENTS
The avionics performance requirements for the MiniAERCam are listed in Table 2 . The design of MiniAERCam started only 3 % years afier Sprint flew, nevertheless, MiniAERCam's performance requirements are orders of magnitude more demanding than Sprint's requirements. Even in terms of higher performance systems, such as the International Space Station's 2.3 MIPS and 16 MB computers (Multiplexer/DeMultiplexer (MDM)), the MiniAERCam far exceeds these systems too. These requirements, in and of themselves, do not constitute a serious constraint on the design choices, but when the performance constraints are combined with the physical constraints very little design leeway remains.
DESIGN STRATEGY
It was clear fiom the outset that satisfying the MiniAERCam Avionics performance and functionality requirements while staying within the constraint limits would not only be a challenge, but would carry significant risk for failure. As a consequence, a defensive design strategy was developed for MiniAERCam that incorporated maximum flexibility and fall backs. Key technology elements of the strategy are the use of reconfigurable devices and distributed architecture. More philosophical elements of the strategy involve the incorporation of synergistic options into the design to mitigate the impact of design mistakes on the design, schedule, and budget. For example, the MPC740 was not chosen because it was an embedded version of the PowerPC. In fact the embedded label was a very minor factor in the choice. Two major issues were at the root of the MPC740 selection. At the time, radiation hardened PowerPC's, the 603e and the 750, were in development, but they would not be available for at Nitrogen @ 3000 psi least 2 years. There was no guarantee that either part would be successful. In addition, the commercial availability of the integrated circuit was questionable. At the same time we were debating both the need for the additional performance of a 750 and the need to reduce board space and Field Programmable Gate Array (FPGA) pinouts by reducing the memory to 32 bits. At the time MET740 was not being discussed as a design candidate, but it turned out to be the solution. What the MPC740 offers is a 750 architecture in a 603e footprint. So no matter which radiation hardened part ultimately became available, and regardless of whether a 32 or a 64 bit memory architecture was chosen, the prototype boards built for the 740 could be used to continue development.
RECONFIGURABLE DEVICES
As can be seen in figure 2 , nearly all of the Avionics Processor components are reconfiguable to one degree or another. Central to the Avionics Processor architecture is the Processor FPGA. Just as in the case of the processor, a large, commercially available, radiation hardened, or at least radiation tolerant, FPGA would not be available for at least I two years. In the interim a commercial 1 million gate (400k gate typical) SRAM based FPGA was chosen for the prototype. The FPGA implements most of the soft functions and virtually all the virtual PCB traces. To a lesser extent, the Reset Controller, which is also a FPGA, albeit a much smaller one, fulfills the same function in a non-volatile part capable of boot strapping the Avionics Processor Board start up.
SOFT FUNCTIONS
The use of standard, non-configurable integrated circuits (IC's) would mean that several standard IC's would be needed to provide the functionality that can be embedded into a single configurable device such as a FPGA.
Additionally, power and space is usually wasted because it is highly unlikely that each of the standard IC's contains exactly the fimctionality that is needed; in exactly the form that is needed. As a result, some functionality and pins on the standard IC's go unused. Worse still, additional IC's may have to be added to condition the Input/Output (YO) of the standard IC's. On the other hand, non-contigurable devices do not require additional Intellectual Property (IP), which lowers the initial cost of standard IC's, whereas the initial cost of reconfigurable devices can be very high due to the expensive IP embedded into the FPGA. This is of particular concern for aerospace systems where the cost is amortized over a small production run. Nevertheless, the use of reconfigurable devices offer several offsetting benefits which can reduce schedule, cost, and risk. In the case of MiniAERCam, the processor FPGA was used to minimize the space and power consumed by implementing the minimum set of peripherals as soft functions customized to the precise needs of the Avionics Processor Board (APB).
Avionics Processor Board
Since the soft functions are a tailored, minimum set of functions, all the VHDL code was written in house. Of course there are sometimes unique functions that can not be implemented easily with standard IC's. In these cases the FPGA proves to be indispensable. As an example, MiniAEiRCam's thruster controller [l] is unique. The controller must be able to precisely position a thruster firing, precisely time its duration, and provide a watchdog to make sure the thruster does not fire too long. It must do this because the Avionics processor is asleep 90% of the time in order to conserve power. This is not a capability normally found in COTS ICs.
VIRTUAL PCB TRACES
Serious consideration is not only given to mitigating the risks associated with peripheral functionality, but also with mitigating the risks linked to PCB routing errors.
In many designs, bit and byte alignment have caused serious confusion and rework. Prime culprits are byte swapping between Intel and Motorola formats, and big endian versus little endian bit ordering. This type of mistake can cause massive bus layout problems necessitating the cost and delay associated with the layout and manufacture of a new board. For these and other potential design issues a FPGA is used to move as much board connectivity as possible fiom the board to the FPGA. In effect, the FPGA serves as virtual PCB traces. This allows most routing errors to be resolved by reprogramming the FPGA rather than producing a new version of the board.
CONCURRENT DEVELOPMENT
The Avionics Processor Board was designed ftom the first to implement all of the processor's peripherals and interfaces in the Processor FPGA. This includes the PowerPC interface to the rest of the FPGA and beyond to the Avionics Processor board.
All the early planning and development carried the hardware and the FPGA IP forward together. The early definition of the PowerPC interface and the processor peripheral soft functions allowed the hardware development to be split into two parts, board design and IP development, with minimum risk. At the point where the two designs split, the preliminary hardware design and interface definitions were given to the board design team while the IP architecture, specification, and early pseudo code was given to the IP development team. The design of the board was, for the most part, divorced from the development of the VHDL code for the soft functions after the definition phase was complete. The successful execution of these tasks as separate parallel tasks depends on the quality of the initial definition of the soft functions and interfaces and the ability of the soft function to be modified to buffer the impact of any mistakes in the initial soft function definition or the implementation of the hardware design. The success also depends on constant communications between the hardware designer and the IP developer during hardware/software integration. However, the IP developer's job does not end there. As shown in figure 3 the IP forms the reconfigurable glue between the fmed hardware design and the Board Support Package (BSP) that contains the drivers used by the operating system to interface the applications to the hardware. IP plays a crucial role in optimizing and expediting the development of the interface to the BSP. So in the en4 the modifications to the hardware are mitigated by two layers of programmability, the IP and the BSP. other systems, design tweaks were made to the VHDL. The rest of the issues with the processor, memory, power sequencing, and serial buses were taken care of by either reprogramming the h c t i o n or rerouting the signal. The funds reserved for additional board design iterations were returned to the project.
In one final turn of events, the communications system being designed for MiniiRCam failed to meet schedule and budget. Further, it was determined that the communication system would jeopardize the whole project. In a four (4) month period, while the rest of the system integration was performed, the MiniAERCam avionics was redesigned to accept a wireless Ethernet system. In the process, a virtual ISA (Industry Standard Architecture) little endian space was implemented in the Processor FPGA of the big endian Avionics processor. The output fiom the virtual ISA space was serialized and sent via a Low Voltage Differential Signaling (LVDS) channel to a newly designed LVDS to PCMCIA bridge.
All of this change in hctionality was accomplished without changing a trace on any of the existing printed circuit boards or changing a single wire in any of MiniAERCam's extensive cable harnesses. This is strong testimony to the ability of this architecture to accommodate even wildly unforeseen impacts.
